Career EngineCareer Engine
Your matchExample
74%match
Why you fitThis role calls for Asic Design and Physical Design — tell us what you know and we'll check the rest.
Gap to noteAlso lists Rtl To Gds — worth confirming before you apply.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Job Opening

Keysight Technologies logo

Digital Physical Design Engineer

Keysight Technologies · Colorado Springs, CO · Posted 2 days ago

$96k–$160konsiteic
0+ yrs expRTL to GDSPhysical DesignASIC DesignFloorplanningPlace and RouteTiming ClosureStatic Timing AnalysisFormal Verification

Own module-level and SoC-level RTL-to-GDS implementation of breakthrough digital and mixed-signal ASICs at Keysight Laboratories in Colorado Springs.

A major success factor for the company continues to be the development and deployment of breakthrough Digital/DSP and mixed signal ASICs that drive the performance and value of new products. We have an exciting opportunity for a Physical Design R&D engineer responsible for the physical implementation and tape release of digital and mixed signal ASICs.

About the Team: We are located in Colorado Springs, Colorado at the base of Pikes Peak. You’ll collaborate in a team environment to develop ASICs that meets customer functionality, schedule, and quality requirements. This job will be part of Keysight Laboratories, a world-renowned technology organization which enables Keysight to be first to market with breakthrough products and solutions.

Responsibilities: Digital Physical Design ASIC R&D engineer responsible for both module level as well as SoC Level implementation from RTL to GDS of digital and mixed signal ASICs. Solves complex and high impact design and development problems including customer application issues of varying scope and complexity. Uses product and customer applications knowledge to determine, define, develop, and validate design concepts and methods.

  • Participate in the entire spectrum of full ASIC design activities including definition, architectures, digital logic design, IP validation and synthesis.
  • Responsible for floor planning, place and route, timing closure, static timing analysis (STA), formal verification, low power design, clock distribution, EMIR analysis and physical verification
  • Close sign-off checks, interface with industry foundries and GDS delivery
  • Work extensively with cross functional teams to guide architecture with physical design constraints
  • Develop tool flows and drive vendors to achieve milestones

Bachelors or master’s degree in electrical or computer engineering. Typically, 0 - 2 years relevant experience. Basic Qualifications:

…

Apply on Keysight Technologies's site →

This posting is sourced from Keysight Technologies's own career site — applying takes you there directly.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Related roles

There are 793 open roles at Keysight Technologies right now. This role centers on Asic Design, Physical Design, Rtl To Gds, and Floorplanning.

See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.

Want roles like this found for you?

Set your Focus once. Career Engine screens every new opening every week.

A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.