Career EngineCareer Engine
Your matchExample
91%match
Why you fitThis role calls for Rtl Design and Verilog — tell us what you know and we'll check the rest.
Gap to noteAlso lists Systemverilog — worth confirming before you apply.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Job Opening

Altera logo

FPGA Development Tools Engineer

Altera · Penang 15, Penang, Malaysia · Posted 9 days ago

onsiteic
8+ yrs expFPGA designRTL designVerilogSystemVerilogVHDLAltera Quartus PrimeSimulationAssertion-based verification

Job Description:  Role Overview We are seeking a Senior Technical Lead to drive the development, modeling, and validation of FPGA IP and simulation models within Altera Quartus Prime ecosystem. This is a hands-on leadership role — you will:

  • Define technical direction
  • Lead complex problem-solving
  • Actively contribute to design, modeling, and debugging

You will play a critical role in improving IP quality, simulation accuracy, and engineering productivity , while mentoring engineers and shaping best practices.

 Key Responsibilities  Technical Leadership (Hands-On)

  • Own technical direction for IP and simulation model
  • Lead design reviews, architecture discussions, and validation strategies
  • Dive deep into complex issues and personally drive resolution

 IP Development & Modeling

  • Design and implement FPGA IP (RTL/SystemVerilog/VHDL)
  • Develop high-fidelity simulation models: • Behavioral
  • Cycle-accurate
  • Ensure consistency between: • Simulation models
  • Hardware implementation

 Verification & Validation Strategy

  • Define and enforce robust verification methodologies: • SystemVerilog
  • Assertion-based verification
  • Oversee and contribute to: • Testbench architecture
  • Coverage strategy
  • Regression systems

 Debug & Root Cause Leadership

  • Lead debugging of complex issues across: • Simulation
  • Fitter
  • Timing analysis
  • Translate low-level issues into: • Clear root cause
  • Actionable fixes

 Quartus Flow Integration

  • Ensure seamless integration with: • Compilation
  • Fitter
  • Timing closure
  • Identify and drive improvements in: • Tool usability
  • Debuggability (e.g., Fitter insights)

 Productivity & Automation

  • Champion engineering productivity improvements: • Automation frameworks (Python, Tcl)
  • Regression infrastructure
  • AI-assisted workflows (where applicable)

 Mentorship & Team Development

  • Mentor engineers in: • Debugging
  • Design quality
  • Verification practices
  • Raise overall team capability in: • Root cause analysis
  • System-level thinking

易 Required Qualifications

…

Apply on Altera's site →

This posting is sourced from Altera's own career site — applying takes you there directly.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Related roles

There are 211 open roles at Altera right now. This role centers on Rtl Design, Verilog, Systemverilog, and Vhdl.

See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.

Want roles like this found for you?

Set your Focus once. Career Engine screens every new opening every week.

A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.