Get roles like this, scored and matched, in your inbox.
Sign up free →Job Opening
Hardware Engineering, Staff Engineer- 19028
Synopsys · Nepean, Ontario · Posted 6 days ago
Own signal and power integrity strategy for Synopsys' DDR and HBM PHY roadmap, advising both internal design teams and external customers.
We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performan ce silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: A seasoned engineer with experience in DDR/HBM SIPI engineering. You possess a deep understanding of high-speed interface signaling operations, including s-parameters, channel loss, crosstalk, equalization techniques, jitter, and power delivery modeling. Your expertise in signal and power integrity analysis methods, such as eye diagram construction through statistical modeling, return loss, impedance matching, and resonant system analysis, is unmatched. You are proficient in using HFSS and Ansys tools, HSPICE, Raptor, and ADS. You excel at generating and communicating results, findings, conclusions, and recommendation s within a design team and to external customers. Your knowledge in board-level construction and on-chip IO design operation allows you to work seamlessly across multi-site teams, communicating ideas, understanding problems, and finding solutions to create leading-edge designs. As a team player, you communicate clearly and efficiently, leading issues to full closure independently. Your ability to track industry developments through activities at standards committees and memory vendor roadmaps ensures that you stay ahead of the curve in technological advancements. What You’ll Be Doing: * Perform interconnect assessments using the latest modeling techniques to predict channel data rates and signal margins. * Assess strategies for system performance optimization, including signal margins, power, and FFE, DFE, and CTLE equalization techniques. …
…
This posting is sourced from Synopsys's own career site — applying takes you there directly.
Get roles like this, scored and matched, in your inbox.
Sign up free →Related roles
There are 632 open roles at Synopsys right now. This role is one of 394 Hardware Engineer openings and centers on High-speed Interface Signaling, S-parameters, Channel Loss, and Crosstalk.
See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.
Want roles like this found for you?
Set your Focus once. Career Engine screens every new opening every week.
A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.