Your matchExample
93%matchWhy you fitThis role calls for Rtl To Gds and Synopsys — tell us what you know and we'll check the rest.
Gap to noteAlso lists Cadence — worth confirming before you apply.
Get roles like this, scored and matched, in your inbox.
Sign up free →Job Opening
IC Design Engineer
Broadcom · Singapore · Posted 4 days ago
ic
5+ yrs expRTL to GDSSynopsysCadenceSiemens EDAPlace and RouteClock Tree SynthesisPhysical VerificationFormal Verification
Job Description Skills and responsibilities:
- Utilize commercial and in-house EDA tools (e.g. Synopsys, Cadence, Siemens) for the design and implementation of 400 ~ 800 million gate integrated circuits in 7nm/5nm/3nm/2nm process technologies.
- Able to handle a full RTL to GDS or Gates to GDS flow, inclusive of all construction stages (e.g. Placement, clock tree synthesis, detailed routing, physical verification, formal verification and timing analysis).
- Some knowledge of front end design and synthesis is advantageous
- Proficiency in UNIX/Linux and scripting languages, e.g. tcl, bash, python
Required Qualifications:
- Degree, Masters or PhD in Electrical/Electronics/Computer engineering.
- Minimum of 5 years or more experience in a relevant field.
Apply on Broadcom's site →
This posting is sourced from Broadcom's own career site — applying takes you there directly.
Get roles like this, scored and matched, in your inbox.
Sign up free →Related roles
This role centers on Rtl To Gds, Synopsys, Cadence, and Siemens Eda. There are 405 open roles at Broadcom right now.
See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.
Want roles like this found for you?
Set your Focus once. Career Engine screens every new opening every week.
A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.