IC Design Engineer (DFT)

Broadcom offers an excellent opportunity to contribute to a team environment and to grow personal career path. You will be working with internal and external customers to develop state of the art IC solutions utilizing Broadcom's leading edge CMOS cell-based ASIC technologies. You will have responsibility for ASIC designs through all of the key development and implementation phases including RTL analysis, synthesis, design optimization, timing verification, simulation, test insertion, physical design, vector generation, and post-prototype test support. Candidates will have opportunity to work on the latest 5nm/3nm designs

Responsibilities:

• Participate in chip level DFT architecture definition.
• Implement basic DFT schemes, including scan, boundary scan, MBIST, Logic BIST and SSN
• Verify all DFT logics and test patterns with simulation
• Test modes static timing analysis
• Participate in ATE bring-up and debug the DFT patterns on ATE.

Requirements/Qualifications:

• Either Bachelor or Master degree, 5+ years related experience required.
• Good understanding of the General DFT methodology such as BIST, SCAN, JTAG and ATPG
• Be familiar with basic Mentor/ Synopsys DFT flow and tools
• Experience in developing constraints for synthesis/STA
• Multi-mode, multi-corner STA experience, Understanding Sign-Off Checks

Education/Certifications Preferred Degree: MS Preferred Major: Microelectronics or related discipline