Get roles like this, scored and matched, in your inbox.
Sign up free →Job Opening
Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization
Broadcom · Austin, TX · Posted 23 days ago
Lead agentic AI infrastructure development to transform memory design, characterization, and yield optimization across semiconductor manufacturing.
Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization
Job Description The Central Engineering Group is seeking an energetic, visionary, and passionate Infrastructure AI/ ML Engineer to lead the Agentic AI Infrastructure development workflow for memory design, characterization, and yield optimization.
In this role, you will collaborate with memory designers and DFT experts to build Agentic AI workflows that drive the development of state-of-the-art embedded memories optimized for PPA, DFT, and yield.
Minimum Education & Experience Qualifications ● Experience: 15+ years of progressive, relevant experience in Memory design, DFT, Silicon Yield Analysis, software architecture and AI systems engineering. ● Education: Master’s degree or Ph.D. in Electrical Engineering or Computer Engineering.
Key Job Responsibilities ● Conceptualize, architect, deploy, and scale robust, distributed multi-agent AI frameworks tailored to transform intricate memory design workflows optimized for performance, power, area, and yield ● Orchestrate long-horizon, autonomous agent executions capable of managing multi-step reasoning, task decomposition, and decision-making across all phases of memory design development, silicon bring-up, and yield analysis ● Seamlessly integrate Large Language Model (LLM)-driven agent pipelines with core Electronic Design Automation (EDA) suites, custom in-house software tools, and enterprise data repositories. ● AI-Driven Debug: Develop and deploy ML models to automate the classification of scan failures (Chain, Stuck-at, Transition) and correlate them with design-for-test (DFT) structures. ● Predictive Yield Modeling: Integrate high-dimensional data—including Fab process parameters, PCM (Process Control Monitoring), and E-test data—to predict yield excursions before they hit the assembly line. ● Partner collaboratively with Memory Design Leads, EDA Tool Specialists, and Infrastructure Engineers to distill complex, domain-specific hardware engineering methodologies into modular, goal-driven agentic workflows. ● Align AI workflow capabilities directly with organizational efficiency targets and technical milestones across the Central Engineering Group.
…
This posting is sourced from Broadcom's own career site — applying takes you there directly.
Get roles like this, scored and matched, in your inbox.
Sign up free →Related roles
This role is one of 12 Machine Learning Engineer openings in Austin, TX and centers on Memory Design, Dft, Yield Analysis, and AI Engineering. There are 405 open roles at Broadcom right now.
See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.
Want roles like this found for you?
Set your Focus once. Career Engine screens every new opening every week.
A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.