Get roles like this, scored and matched, in your inbox.
Sign up free →Job Opening
Physical Design Team Lead
Astera Labs · Haifa District, Israel · Posted 5 days ago
Lead physical design teams taking complex high-speed mixed-signal SoCs from RTL handoff through tapeout, shaping the PPA of AI connectivity silicon.
Astera Labs is a hyper-growth connectivity company building the purpose-built silicon that powers rack-scale AI infrastructure. As a Principal Physical Design Engineer and Team Lead in Israel, you will lead physical design teams that take complex, high-speed mixed-signal and digital SoCs from RTL handoff through tapeout.
You will set the technical direction, drive execution across multiple projects, and grow the engineers around you, partnering closely with RTL, DFT, analog, and architecture teams. Your work will directly shape the performance, power, and area of products that connect the world's most demanding AI platforms.
Key Responsibilities
• Technical Leadership and Team Execution
• Lead and mentor physical design engineers, setting priorities, assigning work, and ensuring high-quality, on-time delivery
• Drive physical design projects end to end, including planning, scheduling, risk management, and status reporting
• Define and evolve physical design methodologies, flows, and best practices across the team
• Physical Implementation
• Own block-level and top-level implementation: floorplanning, placement, clock tree synthesis, routing, and optimization
• Drive timing closure, power integrity, and signal integrity to meet aggressive PPA targets in advanced process nodes
• Lead physical verification and sign-off activities, including STA, IR/EM, DRC, LVS, and ECO management
• Cross-Functional Collaboration
• Partner with RTL design, DFT, analog, and architecture teams to resolve cross-domain implementation challenges early
• Work with foundry, EDA vendors, and IP providers to ensure smooth tapeout and silicon bring-up
• Contribute to hiring, onboarding, and professional development of team members
Basic Qualifications
• 10+ years of hands-on experience in physical design of complex SoCs or ASICs
• Proven experience leading projects and technical teams through one or more full-chip tapeouts
…
This posting is sourced from Astera Labs's own career site — applying takes you there directly.
Get roles like this, scored and matched, in your inbox.
Sign up free →Related roles
This role centers on Physical Design, Soc, Asic, and Cadence Innovus. There are 191 open roles at Astera Labs right now.
See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.
Want roles like this found for you?
Set your Focus once. Career Engine screens every new opening every week.
A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.