Career EngineCareer Engine
Your matchExample
91%match
Why you fitThis role calls for Fpga Fabric Micro-architecture and Systemverilog — tell us what you know and we'll check the rest.
Gap to noteAlso lists Verilog — worth confirming before you apply.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Job Opening

Lattice Semiconductor logo

Principal FPGA Micro-Architect

Lattice Semiconductor · San Jose, CA · Posted today

mgr
15+ yrs expFPGAMicro-architectureSystemVerilogVerilogSystemCC++Low-power designClock gating

"Shape the fabric architecture of next-generation FPGAs aimed at Physical AI, robotics, space, and data center markets, from concept through silicon validation."

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description: We are seeking a Principal FPGA Micro-Architect with deep expertise in programmable logic fabric design and a track record of delivering next-generation FPGA devices from concept to silicon. You will define and drive the micro-architecture of Lattice's FPGA fabric primitives, optimizing for power, performance, area, and utilization across device families. You will shape the architecture of next-generation FPGAs targeting Physical AI, Robotics, Space, Data Centers, and edge applications — markets where Lattice's low-power leadership is a decisive advantage.

Key Responsibilities

· Define micro-architecture of core fabric primitives: Programmable Logic Elements, DSP blocks, embedded memory blocks, interconnect routing, configuration memory, carry chains, and clocking structures · Drive fabric PPAU (power, performance, area, and utilization) optimization; evaluate implementation and routing feasibility and drive design trade-offs for modularity and scalability across device generations · Develop SystemC/C++ architectural models to drive performance analysis and evaluate fabric design trade-offs ahead of RTL/schematic availability · Lead advanced low-power fabric design including clock and power islands, power gating, dual-rail architectures, and dynamic power mode switching · Drive software primitive definition and implementation strategy, ensuring fabric elements are optimally mapped to CAD tools and customer design flows for maximum usability · Partner with architecture, DV, firmware, and CAD teams across the full product lifecycle from concept through silicon validation and post-silicon debug · Apply agentic AI methodologies to scale and accelerate micro-architecture exploration and design execution

…

Apply on Lattice Semiconductor's site →

This posting is sourced from Lattice Semiconductor's own career site — applying takes you there directly.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Related roles

There are 162 open roles at Lattice Semiconductor right now. This role centers on Fpga Fabric Micro-architecture, Systemverilog, Verilog, and Systemc.

See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.

Want roles like this found for you?

Set your Focus once. Career Engine screens every new opening every week.

A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.