Career EngineCareer Engine
Your matchExample
87%match
Why you fitThis role calls for Rtl-to-gds and Synthesis — tell us what you know and we'll check the rest.
Gap to noteAlso lists Place-and-route — worth confirming before you apply.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Job Opening

AMD logo

Senior CAD And Methodology Design Engineer

AMD · Penang, Pulau Pinang, Malaysia · Posted 2 days ago

ic
RTL-to-GDSSynthesisPlace-and-RoutePhysical SignoffTCLPythonPerlFusion Compiler

THE ROLE As a design engineer in our CAD and methodology team, you will support and optimize the RTL-to-GDS design flow for the Project CAD team in the Adaptive & Embedded Computing Group (AECG). You will work across the complete RTL-to-GDS methodology — synthesis, place-and-route, and physical signoff — support tool deployments, and contribute to flow development across multiple semiconductor projects. You will help enable the tools, PDKs, and collateral the Silicon Development Team needs to operate efficiently, support the unified environment that sets tool, PDK, and design versions for chips in development, work with Silicon development teams requesting newer tool versions, and raise trouble tickets with CAD vendors as needed.

THE PERSON You have a passion for modern, complex processor architecture, digital design, and physical implementation. You are a team player with excellent communication skills and experience collaborating with engineers across sites and time zones. You have strong analytical and problem-solving skills, and are eager to learn and take on new challenges.

KEY RESPONSIBILITIES

  • Support the CAD infrastructure team on the RTL-to-GDS flow across multiple IC design projects
  • Help maintain standardized RTL-to-GDS design flows and methodologies (synthesis → P&R → signoff)
  • Implement and support customized RTL-to-GDS flows for Fabric design groups
  • Work closely with external tool vendors to help the team meet design and development targets
  • Develop tool-flow methodologies across the digital back-end — synthesis, place-and-route, and sign-off flows for timing, power, EM/IR, and DRC/LVS/DFM
  • Improve engineering efficiency while improving design quality in the IP release process
  • Support debug of bugs and issues across the RTL-to-GDS implementation flow
  • Build flows in TCL and Python to ensure quality and faster execution
  • Learn methodologies used across the industry to adopt best practices
  • Leverage and deploy AMD AI systems to design teams

PREFERRED EXPERIENCE

…

Apply on AMD's site →

This posting is sourced from AMD's own career site — applying takes you there directly.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Related roles

This role centers on Rtl-to-gds, Synthesis, Place-and-route, and Physical Signoff. There are 1,335 open roles at AMD right now.

See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.

Want roles like this found for you?

Set your Focus once. Career Engine screens every new opening every week.

A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.