Career EngineCareer Engine
Your matchExample
93%match
Why you fitThis role calls for Systemverilog and Vcs — tell us what you know and we'll check the rest.
Gap to noteAlso lists Lint — worth confirming before you apply.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Job Opening

Altera logo

Senior Design Engineer

Altera · Regus, Madhapur · Posted 2 days ago

ic
8+ yrs expSystemVerilogRTL designVCSLintLogic synthesisCC++Perl

Job Description: Altera, a leader in programmable solutions from cloud to edge, delivers cutting-edge FPGA, CPLD, and IP technologies. We are driving innovation in high-speed connectivity, AI acceleration, and next-generation data infrastructure. Our mission is to empower engineers to design and deploy advanced systems with unmatched flexibility and performance. We are seeking a talented Logic Design Engineer to develop and optimize mixed-signal and high-speed IPs for integration into full-chip designs.

Key Responsibilities: 1. Participate in design development tasks throughout the IP development flow. 2. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP. 3. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs. 4. Applies various strategies, tools, and methods to write RTL and optimize the logic to quality the design to meet the IP release requirement. 5. Involve in design example creation, simulation example creation, IP integration and release process. 6. Involve in IP design example brings up on hardware, hardware verification and failure debugging.

Qualifications: 1. 8+ years' experience with bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field. 2. Experience in System Verilog, VCS/Synopsys simulators, Lint and Synthesis 3. Experience in programming with C/C++/Perl/Python/TCL/Unix Shell script 4. Experience in FPGA design and programming is a plus. 5. Experience in RTL validation is a plus. 6. Ability to work with different teams, good communication and problem-solving skills.

Shift: Shift 1 (India)

Primary Location: Regus, Madhapur

Additional Locations:

Apply on Altera's site →

This posting is sourced from Altera's own career site — applying takes you there directly.

Get roles like this, scored and matched, in your inbox.

Sign up free →

Related roles

This role centers on Systemverilog, Vcs, Lint, and Synthesis. There are 211 open roles at Altera right now.

See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.

Want roles like this found for you?

Set your Focus once. Career Engine screens every new opening every week.

A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.