Get roles like this, scored and matched, in your inbox.
Sign up free →Job Opening
Senior Design Verification Engineer, AI Hardware
Tenstorrent · Belgrade, Central Serbia · Posted 9 days ago
Build the verification strategy and infrastructure that proves out massively parallel AI compute silicon before tape-out at Tenstorrent's Belgrade team.
You’ll join Tenstorrent’s AI Hardware team in Belgrade, building the silicon behind Tenstorrent’s custom AI platform. As a Senior Design Verification Engineer, you will help ensure the quality and reliability of our digital designs through comprehensive verification methodologies. The successful candidate will bring a strong foundation in verification techniques, excellent problem-solving skills, and a passion for delivering high-quality designs.
This role is hybrid, based out of Belgrade, Serbia.
- A verification engineer with experience validating digital designs; exposure to complex, high-performance designs is valuable.
- Familiar with UVM, SystemVerilog, and modern verification methodologies, with a solid understanding of RTL design and system-level behavior.
- Able to own verification tasks, contribute to verification strategy, and drive issues through debug and closure.
- Highly analytical and hands-on, with strong communication skills and a drive to deliver silicon that works exactly as designed.
- Engineers who can develop and execute verification strategies for IP and subsystem blocks across AI and compute architectures.
- Contributors who can build, extend, and maintain reusable environments and verification infrastructure.
- Teammates who can work toward coverage convergence, debug design and performance issues, and support quality signoff ahead of tape-out.
- Collaborators who work effectively with design, architecture, and validation teams to improve design-for-verification practices and streamline bring-up cycles.
- How Tenstorrent verifies cutting-edge, massively parallel compute architectures for next-generation AI workloads.
- Advanced techniques for functional and formal verification at scale, using modern simulation and emulation platforms.
- System-level debug workflows that span hardware, firmware, and compiler layers.
- How architectural choices impact power, performance and functional validataion outcomes.
This posting is sourced from Tenstorrent's own career site — applying takes you there directly.
Get roles like this, scored and matched, in your inbox.
Sign up free →Related roles
This role centers on Uvm, Systemverilog, Rtl Design, and Functional Verification. There are 128 open roles at Tenstorrent right now.
See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.
Want roles like this found for you?
Set your Focus once. Career Engine screens every new opening every week.
A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.