Get roles like this, scored and matched, in your inbox.
Sign up free →Job Opening
Senior/Staff Application Engineer - Physical Design
Synopsys · Ho Chi Minh City, Ho Chi Minh City (HCMC) · Posted 3 days ago
Support customers deploying Synopsys Fusion Compiler and ICC2 on leading-edge silicon, debugging real implementation issues and driving timing closure and PPA gains.
We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, IP integration, and simulation and analysis, empowering the creation of high-performan ce silicon chips and software content. Join us to transform the future through continuous technological innovation. Job Description: Provide technical support and engineering solutions for advanced Physical Design implementation flows, helping customers successfully deploy leading-edge EDA technologies. Work closely with semiconductor customers to debug, optimize, and improve Physical Design methodologies across the design cycle. Collaborate with worldwide Application Engineers and R&D teams to reproduce customer issues, analyze root causes, and deliver timely solutions. Drive technical engagements involving floorplanning, placement, optimization, CTS, routing, timing closure, and PPA improvement. Conduct technical presentations, customer trainings, methodology reviews, and knowledge-shar ing sessions. Support adoption of Synopsys Physical Design solutions including Fusion Compiler, ICC2, and related implementation technologies. Key Skills & Experience: * 5+ years of experience in ASIC Physical Design, Design I mplementation, or Application Engineering. * Strong hands-on experience with Synopsys Fusion Compiler and/or IC Compiler II (ICC2). * Solid understanding of Physical Design methodologies including Floorplanning, Placement, CTS, Routing, Timing Closure, DRC/LVS Closure, and PPA optimization. * Good knowledge of STA, extraction, physical verification, and signoff methodologies. * Experience with PrimeTime (PT), StarRC, IC Validator (ICV), DSO.ai, or AI-driven optimization technologies is a plus. * Familiarity with Tcl, Perl, Python, or Shell scripting. * Strong debugging, problem-solvin g, and customer-facin g skills. …
…
This posting is sourced from Synopsys's own career site — applying takes you there directly.
Get roles like this, scored and matched, in your inbox.
Sign up free →Related roles
There are 632 open roles at Synopsys right now. This role centers on Asic Physical Design, Fusion Compiler, Icc2, and Floorplanning.
See this month's Hiring Index: Fabs Are Closing. Design Isn't. for the broader trend behind roles like this one.
Want roles like this found for you?
Set your Focus once. Career Engine screens every new opening every week.
A scored, explained shortlist — not a keyword match — delivered weekly. Free for one profile.